Clock : N- lines (N=4)





Latch (or 1-bit Register)

IN: Data , Enable

OUT: Value

V_{prev}	D	E	V
0	0	0	V_{prev}
1			
V_{prev}	1	0	V_{prev}
–	0	1	0
–	1	1	1





Z-1/ 16 registers (5 are given special names for constants:
1, 0, -1, AMASK, SMASK)

2 memory buffer registers
Words are 16-bits
Programs are 256 instructions
& instructions are 32-bits

MIC-1

---

3 registers — AC (accumulator) PC (program counter) SP (stack pointer)

4096 memory address (12-bits)
program & data share same space → M
Instruction/data are 16-bits

MAC-1

LODD (Load Direct) 1 arg (X-addr) => AC := M[X]

LODD 32 => AC := M[32]

0000 xxxx xxxx xxxx => 32

STOD (store Direct) 1 arg (X-addr) => M[X] := AC

0001

ADDD 0010 xxxx => AC := AC + M[X]

SUBD 0011 x12 => AC := AC - M[X]

JPOS 0100 x12 => if AC ≥ 0 then PC := X

JZER 0101 => if AC == 0 then PC := X

JUMP 0110 => PC := X

JUMP 32 => 0110 0000 0010 0000 => 24608

LDCO 0111 => AC := X (0 ≤ x ≤ 4095)

LODL (Load Local) 1000 => AC := M[SP + X]

LOAD y000 x12 => AC := M[(if y SP 0) + X]

STOL 1001 => M[SP+X] := AC

ADDL 1010 => AC := AC + M[SP + X]

SUBL 1011 => AC := AC - M[SP + X]

JNEG 1100 => if AC < 0, PC := X

JNZE 1101 => if AC ≠ 0, PC := X

7-2

CALL 1110 => SP := SP-1 ; M[SP] := PC ; PC := X

RETIV 1111 1000 0- => PC := M[SP] ; SP := SP + 1

PUSH 1111 0100 0- => SP := SP-1 ; M[SP] := AC

POP 1111 0110 0- => AC := M[SP] ; SP := SP + 1

PSHI 1111 0000 0- => SP := SP-1 ; M[SP] := M[AC]

POPI 1111 0010 0- => M[AC] := M[SP] ; SP := BP + 1

SWAP 1111 1010 0- => swap AC and SP

INSP 1111 1100 8y => SP := SP + y ($0 \leq y \leq 255$)

DESP 1111 1110 8y => SP := SP - y ,,

HALT 1111 1111 0- => stops machine

MAC-1 () initial value of AC, PC, SP = 0 = 0 = 4095 {

```
  while true {
    I = m[PC]          <- FETCH
    switch (I) {       <- DECODE
      case LODD :  AC = m[x] ; continue   } <- EXECUTE
      ...
      case HALT : return ;
    }
  }
}
```

~~-1~~ Assume that "A" is a location and "B" is a location and "N" is a location

↳ Ptr to ADATA ↳ Ptr to BDATA ↓ number

↓ N values ↓ N values

Purpose: Push A[i] + B[i] onto the stack for $i \in [0, N]$

Leave AC as the total of all A & B

Purpose: Compute all the Fibonacci numbers the MIC-1 can

↳ Save them to the stack

```
STOL  0        // AC = 0  =>  m[SP] = Fib(0) = 0
LOCO  1        //          =>  AC = 1
STOL  1        // AC = 1  =>  m[SP+1] = Fib(1) = 1
loop: ADDL  0  // AC = Fib(n+1)   m[SP] = Fib(n)  => AC = Fib(n+2)
      STOL  2  //   m[SP+2] = Fib(n+2)
      INSP  1  // AC = Fib(n+1)   m[SP] = Fib(n)
      JPOS  loop:
```

n' = n+1

Instruction encoding RISC / MIPS