


1-4)

| A | B | C | S |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |




Half-Adder

2-bit increment

$$HA(A_0, T) = (C_0, S_0)$$



$$HA(A_1, C_0) = (C_1, S_1)$$




Next time:
Full Adder
ALU

1)

| A | B | Cin | Cout | Sum |
|---|---|-----|------|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



ALU - Arithmetic Logic Unit



ALU should be able to compute this:






| | | |
|-----------------------------------|---|------------|
| ALU (A, B, C) = A B | } | if C = AND |
| Test = (ans = 0? , ans < 0) A + B | | C = PLUS |
| A | | C = NOT |
| A | | C = A / ID |

Ans



5-2)

C = 0, 1, 2, 3
00, 01, 10, 11



Input = (A, B, C)
Output = (Ans, Test)




AND' (manywires, one wire) = many



$Ans_{n-16} = Test_1 = N?$



S-3/ Shifter (Left?, Right?, N, 0)



| X | Y | NOR |
|---|---|------------|
| 0 | 0 | Both False |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

< ..., +, LS, ..., PC, PC, +1, ... >

AMUX=A

$$PC := (PC + 1) \ll 1 \quad (\text{and read})$$

AMUX=MBR

$$PL := (PC + MBR) \ll 1$$

S-1/ Micro-sequence Logic

Input: N, Z, COND/Z

Output: Mmux-control (0 = +1, 1 = ADDR)

COND = 00 - Never Jump 10 - Jump on Zero

01 - Jump on Neg 11 - Always Jump

| N | Z | COND | MmuxC |
|---|--------------|------|-------|
| - | - | 00 | 0 |
| - | - | 11 | 1 |
| 1 | 0 | 01 | 1 |
| 0 | - | 01 | 0 |
| - | 1 | 10 | 1 |
| - | 0 | 10 | 0 |

