





4-1)



C	A	B
0	0	0
0	0	1
0	1	0
1	1	1


AND



C	A	B
1	0	0
1	0	1
1	1	0
0	1	1

NAND

NOT	A
1	0
0	1




OR	A	B
0	0	0
1	0	1
1	1	0
1	1	1




De Morgan's Law:

$$\overline{A \text{ AND } B} = \overline{(\overline{\overline{A \text{ OR } B})}}$$




NOR = !OR =

XOR	A	B
0	0	0
1	0	1
1	1	0
0	1	1







XOR AB = OR (A and NOT B) (A and B)

1-2 / Multiplexing




$Q = A$ if $S = 0$
 $Q = B$ if $S = 1$

A	B	S	Q
0	0	0	0
1	0	0	1
0	0	1	0
0	1	1	1



4-3/ Decoder Demux /




IF I is always TRUE, Decoder

S	A	B
0	1	0
1	0	1


2-bit decoder \rightarrow 4 output wires

00	0001
01	0010
10	0100
11	1000

~~AND~~




$n+1$ -bit decoder $\rightarrow 2^{n+1}$ output wires



1-4/

A	B	C	S
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0




Half-Adder

2-bit increment

$$HA(A_0, T) = (C_0, S_0)$$

$$HA(A_1, C_0) = (C_1, S_1)$$



Next time:
Full Adder
ALU