








5-2)

C = 0, 1, 2, 3
00, 01, 10, 11


Input = (A, B, C)
Output = (Ans, Test)



AND' (many wires, one wire) = many



s-3 / Shifter (Left?, Right?, N, O)



X	Y	NOR
0	0	1
0	1	0
1	0	0
1	1	0

< ... , +, LS, ..., PC, PC, +1, ... >
 ↑
 AMUX=A

$$PC := (PC + 1) \ll 1 \quad (\text{and read})$$

AMUX=MBR

$$PL := (PC + MBR) \ll 1$$


s-1 / Micro-sequence Logic

Input: N, Z, COND/z

Output: Mmux-control (0 = +1, 1 = ADDR)



COND = 00	- Never Jump	10	- Jump on Zero
01	- Jump on Neg	11	- Always Jump

N	Z	COND	Mmux-c
-	-	00	0
-	-	11	1
1	-	01	1
0	-	01	0
-	1	10	1
-	0	10	0



6-2/

Clock : N -lines ($N=4$)



Latch (or 1-bit Register)

IN: Data , Enable

OUT: Value

V_{prev}	D	E	V
0	0	0	V_{prev}
1	0	0	V_{prev}
0	1	0	V_{prev}
1	0	1	0
1	1	1	1

